are shown. It is shown in Fig. 3 that the majority-carrier profile differs from the net-dopant profiles owing to the Debye length limitation, and the simulated SSRM-carrier profiles correspond to and agree well with the carrier profiles other than the dopant profiles. To determine the electrical Xj, the conductivity profile is calculated from the SSRM simulation as shown in Fig. 4 , where the extracted Xj from the most resistive point of the majority carriers is around 11 nm. Next, we investigated the probe radius dependence of Xj by changing the probe radius from 0.5 nm to 2 nm, 4 nm, 6 nm, 8 nm, and 10 nm. The results are shown in the insert of Fig. 4 . It is found that the extracted Xj increases with increasing probe radius, which deviates from the real electrical junction depth. According to the simulation results, to obtain an accurate Xj of 11 nm, a probe radius of 0.5 nm is required. Because the experimental Xj of 11 nm in Fig. 1 agrees well with the simulated SSRM results in Fig. 4 with a 0.5 nm-probe radius, we confirm that the effective probe radius of our measurement is around 0.5 nm, which enables a high spatial resolution of around 1 nm. The extremely high resolution is attributed to an extremely low parasitic resistance of the whole measurement circuit.
The high-spatial-resolution SSRM is applied to compare the 2D-carrier profiles of pMOSFETs on (100) silicon and (110) DSB substrates with varying DSB thickness as shown in Figs. 5(a) to (d), respectively, and the profiles are shown in Fig. 6. From Fig. 5 , several features are found on (110) pMOSFETs: 1) the P + /n-well junction depth varies with DSB thickness; 2) the lateral diffusion of carriers is observed along the DSB interface; 3) the carriers pile up on the DSB interface. Furthermore, the lateral diffusion shows DSB thickness dependence and becomes more pronounced with shallower DSB thickness in the SDE region. This feature may account for the Cov degradation of shallow DSBs [4] . From Fig. 6 , the carrier piling up on DSB interface may account for the increased junction leakage with a DSB thickness coincident with the junction depth [4] .
Conclusions
We confirmed the 1-nm spatial resolution of SSRM in carrier profiling by comparing with 3D device simulation. The simulation results show that the accuracy of ultra-shallow-junction delineation depends on the effective radius of the probe. The precisely measured junction depth corresponds to an effective probe radius of 0.5 nm. Applications to the comparison of pMOSFETs on (100) and (110) silicon clarified the 2D-carrier behaviors on DSB substrates. 
